Formal Verification of Analog and Mixed Signal Designs: A Survey ⋆
نویسندگان
چکیده
Analog and Mixed Signal (AMS) designs are an important part of embedded systems that link digital designs to the analog world. Due to challenges associated with its verification process, AMS designs require a considerable portion of the total design cycle time. In contrast to digital designs, the verification of AMS systems is a challenging task that requires lots of expertise and deep understanding of their behavior. Researchers started lately studying the applicability of formal methods for the verification of AMS systems as a way to tackle the limitations of conventional verification methods like simulation. This paper surveys research activities in the formal verification of AMS designs as well as compares the different proposed approaches.
منابع مشابه
Analog Simulation Meets Digital Verification – A Formal Assertion Approach for Mixed-Signal Verification
Functional and formal verification are important methodologies for complex mixed-signal designs. But there exists a verification gap between the analog and digital blocks of a mixed-signal system. Our approach improves the verification process by creating mixed-signal assertions which are described by a combination of digital assertions and analog properties. The proposed method is a new assert...
متن کاملFormal Verification of Analog and Mixed Signal Designs in Mathematica
In this paper, we show how symbolic algebra in Mathematica can be used to formally verify analog and mixed signal designs. The verification methodology is based on combining induction and constraints solving to generate correctness for the system with respect to given properties. The methodology has the advantage of avoiding exhaustive simulation usually utilized in the verification. We illustr...
متن کاملRunt ime Verification of Analog and Mixed Signal Designs
Runtime Verification of Analog and Mixed Signal Designs
متن کاملTowards Formal Verification of Analog and Mixed-Signal Designs
This paper examines the use of formal verification methods in the analog design process. To apply formal techniques such as model checking we must abstract the analog circuit at the behavioral level, express its behavior as a state transition system while retaining the essential nonlinear properties, and use a verification tool with specifications that represent the desired analog behavior. We ...
متن کاملImproved Model Generation of AMS Circuits for Formal Verification
Recently, formal verification has had success in rigorously checking the correctness of digital designs. We have developed the LEMA tool to provide a methodology for the formal verification of analog/mixed-signal (AMS) circuits. In particular, LEMA utilizes a labeled Petri net (LPN) model to represent AMS circuit behavior. LPN models can be translated to SystemVerilog for simulation as well as ...
متن کامل